

Mod-3


*Half Adder

2 I/P 2 O/P Combinational circuit-

X	Y	Sum (LSB)	Carry (MSB)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = x'y + xy' = x \oplus y$$


$$C = xy$$



*Full Adder

3 I/P 2 O/P Combinational circuit

A	B	C _{in}	Sum (LSB)	C-OUT (MSB)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$A \oplus B = (\bar{A}B + A\bar{B}) \oplus C = (\bar{A}B + A\bar{B})\bar{C} + (\bar{A}B + A\bar{B})C$$


$$= \bar{A}B\bar{C} + A\bar{B}\bar{C} + (\bar{A}B + A\bar{B})C$$

$$= \bar{A}B\bar{C} + A\bar{B}\bar{C} + (\bar{A} + B)(\bar{A} + B)C$$

$$= \bar{A}B\bar{C} + A\bar{B}\bar{C} + \bar{A}B C + A\bar{B}C + \bar{A}B C + A\bar{B}C$$

$$C = AB + BC + CA$$

$$= \bar{A}B\bar{C} + A\bar{B}\bar{C} + \bar{A}B C + A\bar{B}C$$



⊗ Full adder using half adder

$$S = x \oplus y \oplus z$$

$$C = xy + yz + zx$$

$$= (x \oplus y)z + zx$$

$$\Rightarrow (\bar{x}y + x\bar{y})z + zx$$


$$\Rightarrow \bar{x}yz + x\bar{y}z + zx \Rightarrow \bar{x}yz + zx(\bar{x} + x)$$

$$\Rightarrow \bar{x}yz + zx(\bar{x} + x) = \bar{x}yz + xz + xy$$

$$\Rightarrow \bar{x}yz + z(\bar{x} + x) = \bar{x}yz + xz + xy$$

$$\Rightarrow xy + yz + zx$$

$$\begin{aligned} & (\bar{x}y + x\bar{y})z + zx \\ & \bar{x}yz + x\bar{y}z + zx \\ & \bar{x}yz + x\bar{y}z + xz + xy \\ & \bar{x}yz + x\bar{y}z + xz + xy \end{aligned}$$




$$C = (x \oplus y)z + xy$$

⊗ Half Subtractor

2 I/P		2 O/P	
A	B	Diff	Borrow (M/B)
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$D = A \oplus B$$

$$B = \bar{A}B$$



* Full Subtractor


A	B	C _{in}	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$D = A \oplus B \oplus C_{in}$$

Bout	A \ C _{in}	00	01	11	10
0	0	0	1	1	1
1	0	0	0	1	0

$$Bout = \bar{A}C_{in} + \bar{A}B + \bar{B}C_{in}$$

$$\Rightarrow \bar{A}B + (\bar{A} + B)C_{in}$$



Borrow


$$C = \bar{A}B + C(\bar{A} \oplus \bar{B})$$

$$\begin{aligned} \therefore \bar{A}B + \bar{A}C_{in} + BC_{in} &= \bar{A}BC_{in} + \bar{A}B\bar{C} \\ &+ \bar{A}BC + \bar{A}\bar{B}C \\ &+ ABC + \bar{A}BC \\ &= \bar{A}BC + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC \end{aligned}$$

$$\overline{A}B(C + \overline{C}) + C(AB + \overline{A}\overline{B})$$

$$\overline{A}B + C(A \oplus B) = \overline{A}B + C(\overline{A \oplus B})$$

Full Subtractor using half Subtractor




* Ripple Carry Adder

It is a binary adder used to add two n-bit binary numbers.

→ Full adders can be connected in series.

$$\begin{array}{r} A + 1101 \\ B + 1011 \\ \hline 11000 \end{array}$$

The carry bit ripples from one adder to the next.




⊗ Delay of Ripple Adder

- In a combinational ckt, the signal must propagate through the gates.
- So the total propagation time equal to the propagation delay of a typical gate times multiplied with the gate levels in the circuit.

→ The propagation delay is the time takes the carry to propagate through the full adder.

→ For n-bit parallel adder the total gate delay will be $2n$.

→ So to avoid this carry-look-ahead adder is designed



* Carry Look-Ahead Adder

- Reduces the wait time to calculate the result of the larger bit of the adder
- If the addition will always carry regardless of whether there is input carry, then A & B are called carry generator.

Either $A \text{ or } B = 1$
must $C_{in} = 1$

Both $A \& B = 1$


The addition two-bit input A & B is said to propagate if the addition will propagate whenever there is input carry i.e. $C_{in} = 1$.

The output

$$S_i = \text{Sum} = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

$$\left. \begin{array}{l} \text{Here} \\ P_i = A_i \oplus B_i \\ G_i = A_i B_i \end{array} \right\}$$



lets apply these for a 4bit adder


$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 \Rightarrow G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 \Rightarrow G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0) \\ = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 C_3 \Rightarrow G_3 + P_3 G_2 + P_3 P_2 G_1 + \\ P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

- These shows that C_2, C_3, C_4 donot depend on previous carry-in
- As soon as C_0 is computed, C_4 can reach ready state.
- This is a two level circuit




One gate delay for P_2 & G_2 generator,
 two gate delay for carry generator & one
 gate delay for sum generator

*Adder-Subtractor

For subtraction $\rightarrow$ 2's complement

One's complement Circuit

To generate one's comp. XOR is needed




$0 \oplus 1$
 $1 \oplus 0 = 1$
 $1 \oplus 0 = 1$
 $1 \oplus 0 = 1$
 $0 \oplus 0$
 $0 \oplus 1 = 1$
 $1 \oplus 0 = 1$
 $1 \oplus 0 = 1$

If $M=0$ For addition
 $Y_0 = B_0$ $Y_1 = B_1$ $Y_2 = B_2$ $Y_3 = B_3$
 If $M=1$
 $Y_0 = \overline{B_0}$ $Y_1 = \overline{B_1}$ $Y_2 = \overline{B_2}$ $Y_3 = \overline{B_3}$

For subtraction

So for addition $M=0$

for subtraction $M=1$



$$\begin{array}{r}
 A_3 \ A_2 \ A_1 \ A_0 \\
 1 \ 0 \ 1 \ 1 \\
 + \ B_3 \ B_2 \ B_1 \ B_0 \\
 + \ 1 \ 0 \ 0 \ 1 \\
 \hline
 1 \ 0 \ 1 \ 0 \ 0 \quad \leftarrow 20
 \end{array}$$

$$\begin{array}{r}
 A_3 \ A_2 \ A_1 \ A_0 \\
 1 \ 0 \ 1 \ 1 \\
 - \ B_3 \ B_2 \ B_1 \ B_0 \\
 - \ 1 \ 0 \ 0 \ 1 \\
 \hline
 0 \ 1 \ 1 \ 0 \\
 + \ 0 \ 1 \ 1 \ 1 \\
 \hline
 0 \ 1 \ 1 \ 1
 \end{array}$$

$\xrightarrow{2's}$
 $\begin{array}{r} 1 \ 0 \ 1 \ 1 \\ + \ 0 \ 1 \ 1 \ 1 \\ \hline 1 \ 0 \ 0 \ 1 \ 0 \\ + \ 0 \ 0 \ 1 \ 0 \\ \hline 1 \ 0 \ 1 \ 0 \end{array}$

If $M=0$

$$B \oplus 0 = B$$

$M=1$

$$B \oplus 1 = \overline{B}$$

* BCD Adder

Add two numbers as binary addition

If result > 9 then add 6 in 4 bit combination BCD.

Binary					
K	Z ₈	Z ₄	Z ₂	Z ₁	Z ₀
0	0	0	0	0	0
0	0	0	0	0	1
0	0	0	0	1	0
0	0	0	0	1	1
0	0	0	1	0	0
0	0	0	1	0	1
0	0	1	0	0	0
0	0	1	0	0	1
0	1	0	0	0	0
0	1	0	0	0	1


BCD.

C	S ₈	S ₄	S ₂	S ₁


$(0-9)$
 $\downarrow$
 $[BCD \text{ sum} = Binary \text{ sum}]$
 Same

10-15

K	Z_8	Z_4	Z_2	Z_1	C	S_8	S_4	S_2	S_1	
10	1	0	1	0	1	0	0	0	0	10
11	1	0	1	0	1	0	0	0	1	11
12	1	0	1	1	1	0	0	1	0	12
13	1	1	0	0	1	0	0	1	0	13
14	1	1	0	1	1	0	1	0	0	14
15	1	1	1	0	1	0	1	0	1	15



$$f = Z_8 Z_4 + Z_8 Z_2$$




- 0110 when
- (i) $K=1$
 - (ii) $Z_8(Z_4 + Z_2)$
 - (iii) $Z_8 Z_2$

* BCD subtractor

- Subtraction using 9's complement:
- (i) Find 9's complement of -ve number.
 - (ii) Add the numbers using BCD adder.
 - (iii) If carry is generated, add carry to the result, otherwise find the 9's complement of the result.

- Q-1
 Q-2
- Invest each bit using XOR gate
- Add 10 i.e. $(1010)_2$ to it



BCD to Excess-3

Decimal Number

BCD

Excess 3

Decimal Number	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
10	
11	
12	
13	
14	
15	

W X Y Z

0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1
1	1	1	1
1	1	1	1
1	1	1	1
1	1	1	1

AB	CD	00	01	11	10
00	0	0	0	0	0
01	0	1	1	1	1
11	1	1	1	1	1
10	1	1	1	1	1

$$W = A + BD + BC$$

AB	CD	00	01	11	10
00	0	1	1	1	1
01	1	0	0	0	0
11	1	1	1	1	1
10	0	1	1	1	1


$$X = B\bar{C}\bar{D} + \bar{B}D + \bar{B}C$$

2

	00	01	11	10
00	0	0	0	1
01	1	0	0	1
11	X	X	X	X
10	1	0	X	X

$$y = \overline{C} \overline{D} + CD$$

∴ $z = \bar{C}\bar{D} + C\bar{D}$



BCD

EXERCISES-3

[illegible]

AB \ CD	00	01	11	10
00	x	x	0	x
01	0	0	0	0
11	1	x	x	x
10	0	0	1	0

$$W = AB + ACD$$

AB \ CD	00	01	11	10
00	x	x	0	x
01	0	0	0	0
11	0	x	1	x
10	1	0	0	1


$$X = \overline{B}\overline{C} + BCD + \overline{B}\overline{D}$$

AB \ CD	00	01	11	10
00	x	x	0	x
01	0	1	0	1
11	0	x	x	x
10	0	1	0	1

$$Y = \overline{C}D + C\overline{D}$$

AB \ CD	00	01	11	10
00	x	x	0	x
01	1	0	0	1
11	1	x	x	x
10	1	0	0	1

$$Z = \overline{C}D + C\overline{D}$$



Binary to Gray code

Binary	Gray
0000	0000
0001	0001
0010	0011
0011	0010
0100	0100
0101	0111
0110	0101
0111	0100
1000	1100
1001	1101
1010	1111
1011	1110
1100	1000
1101	1001
1110	1011
1111	1010

add ignore carry

0010
0010
0011

0101
0110

0110
0100
0100
0110

0000 0000
0001 0001
0010 0011

AB	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	1	1	1	1

AB	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	0	0	0	0
10	1	1	1	1

$$W = A$$


$$X = A\bar{B} + \bar{A}B = A \oplus B$$

AB	00	01	11	10
00	0	0	1	1
01	1	1	0	0
11	1	1	0	0
10	0	0	1	1

AB	00	01	11	10
00	0	1	0	1
01	0	1	0	1
11	0	1	0	1
10	0	1	0	1

$$Y = \bar{C}B + C\bar{B} = C \oplus B$$


$$Z = \bar{C}D + C\bar{D} = C \oplus D$$



Gray to Binary

W X Y Z

0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111



AB \ CD	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	1	1	1	1

$$W = A$$


AB \ CD	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	1	1	1	1
10	0	0	0	0

$$X = B$$

AB \ CD	00	01	11	10
00	0	0	1	1
01	0	0	1	1
11	0	0	1	1
10	0	0	1	1

See

Gray to Binary



Add diagonally
ignore carry

* Comparator

A magnitude digital comparator circuit that compares two digital or binary numbers.

Condⁿ $A > B$ $A = B$ $A < B$



1-Bit magnitude comparator


→ Used to compare two bits

A	B	$A > B$	$A = B$	$A < B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

$$A > B \Rightarrow \overline{A}B$$

$$A < B \Rightarrow A\overline{B}$$

$$A = B \Rightarrow \overline{A}\overline{B} + AB$$



Note

$$((A > B) + (A < B))^c = (A = B)$$

2-Bit comparator

A_1	A_0	B_1	B_0	$A > B$	$A = B$	$A < B$
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	1	0	0
0	0	1	1	0	1	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	0	1	0
1	0	0	0	1	0	0
1	0	0	1	0	0	1
1	0	1	0	1	0	0
1	0	1	1	0	1	0
1	1	0	0	0	0	1
1	1	0	1	0	1	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

$A > B$

$A_1 A_0$	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

$A > B$

$$A_1 \bar{B}_1 + \bar{A}_1 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

$A < B$

$A_1 A_0$	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

$A < B \Rightarrow \bar{A}_1 B_1 + \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_0 B_1$

Logic diagram

$A = B$

$A_1 A_0$	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1

$A = B \Rightarrow \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 B_1 B_0 + A_1 \bar{A}_0 B_1 \bar{B}_0$
 $\Rightarrow (A_0 \odot B_0)(A_1 \odot B_1)$ ~~$\times$~~

* 4 Bit magnitude Comparator

Case 1 When $A = B$

8 inputs
 A_3, A_2, A_1, A_0
 B_3, B_2, B_1, B_0

① If $A_3 = B_3$ & $A_2 = B_2$ & $A_1 = B_1$ & $A_0 = B_0$

In general

$$A = B \Rightarrow A_i B_i + \bar{A}_i \bar{B}_i = A_i \odot B_i$$

So $A = B \Rightarrow (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(A_0 \odot B_0)$

$A = B \Rightarrow \times 3 \times 2 \times 1 \times 0$

Case 2 $A > B$

① $A_3 = 1, B_3 = 0$

② $A_3 = B_3, A_2 = 1, B_2 = 0$

③ $A_3 = B_3, A_2 = B_2, A_1 = 1, B_1 = 0$

④ $A_3 = B_3, A_2 = B_2, A_1 = B_1, A_0 = 1, B_0 = 0$

$A > B \Rightarrow \bar{A}_3 B_3 + \times 3 \bar{A}_2 \bar{B}_2 + \times 3 \times 2 A_1 \bar{B}_0 + \times 3 \times 2 \times 1 \bar{A}_0 \bar{B}_0$

Case 2 $A < B$


② $A_3 = 0, B_3 = 1$

③ $A_3 = B_3, A_2 = 0, B_2 = 1$

④ $A_3 = B_3, A_2 = B_2, A_1 = 0, B_1 = 1$

⑤ $A_3 = B_3, A_2 = B_2, A_1 = B_1, A_0 = 0, B_0 = 1$

$$A < B \Rightarrow \bar{A}_3 B_3 + \bar{A}_3 \bar{A}_2 B_2 + \bar{A}_3 \bar{A}_2 \bar{A}_1 B_1 + \bar{A}_3 \bar{A}_2 \bar{A}_1 \bar{A}_0 B_0$$



Logic door

A comparator performing the comparison operation to more than four bits by cascading two or more 4-bit comparators is called cascading comparator.

① Application

- Used in CPU & MCU
- Used as process controllers & for servo motor control
- Used in password verification & biometric applications

* Error detection & correction codes

- During transmission of binary data, noise may also be added. So there may be error in received data i.e. $1 \rightarrow 0$ or $0 \rightarrow 1$.
- We can't avoid the interference of noise.

Error detection code

Used to detect the errors present in the received data
ex: Parity code

Error correction code

Used to correct the errors present in the data
ex: Hamming code

* Parity Code




→ A parity bit is an extra bit included in binary message.

- ① even parity system: Add 1 if there is odd number of 1's in string
- ② Odd Parity System: Add 1 if there is even no. of 1's in string


$D_3 D_2 D_1 D_0$
 0 0 0 0
 0 0 0 1
 0 0 1 0
 0 0 1 1
 0 1 0 0
 0 1 0 1
 0 1 1 0
 0 1 1 1
 1 0 0 0
 1 0 0 1
 1 0 1 0
 1 0 1 1
 1 1 0 0
 1 1 0 1
 1 1 1 0
 1 1 1 1

Even parity
 0
 1
 1
 0
 1
 0
 0
 1
 0
 1
 0
 1
 0
 1
 0
 0

Odd Parity
 1
 0
 0
 1
 0
 1
 1
 0
 1
 0
 0
 1
 0
 1
 0
 1



Even parity generator & checker



odd parity generator & checker

0 → all OK
 1 → change in bit

Limitation

- Cannot correct the incorrect bit
- Does not tell which bit is incorrect
- Only error in a single bit would be identified

* Hamming Code

→ Useful for both detection & correction of error in received data.

→ The code uses multiple parity bit and we have to place these parity bits in the posⁿ of powers of 2.

→ k = No. of parity bit

Min value of k is $2^k \geq (n + k + 1)$
↳ no. of bits in binary code

For ex:

In a 4-bit binary code
 $2^k \geq 4 + k + 1 \Rightarrow 2^k \geq 5 + k$

So $k = 3$

4 data bit & 3 parity bits.

Imp

Format: $d_7 d_6 d_5 p_4 d_3 p_2 p_1$

$d \rightarrow$ data bit $p \rightarrow$ parity bit

$$p_1 = d_7 \oplus d_5 \oplus d_3$$

$$p_2 = d_7 \oplus d_6 \oplus d_3$$

$$p_3 = d_7 \oplus d_6 \oplus d_5$$

Example

Even parity 7 bit hamming code for 1011

$d_7 d_6 d_5 p_4 d_3 p_2 p_1$

1 0 1 ? 1 ? ?

$$p_1 = d_7 \oplus d_5 \oplus d_3 = 1$$

$$p_2 = d_7 \oplus d_6 \oplus d_3 = 0$$

$$p_4 = d_7 \oplus d_6 \oplus d_5 = 0$$

1010101

Final hamming code

Hamming code received is 1010001

d7 d6 d5 p4 d3 p2 p1
1 0 1 0 0 0 1

Steps

To find the posⁿ of error

Even

$$x = d7 \oplus d6 \oplus d3 \oplus p1$$

$$y = d7 \oplus d6 \oplus d5 \oplus p2$$

$$z = d7 \oplus d6 \oplus d5 \oplus p4$$

So $x = 1$

$y = 1$

$z = 0$

$zyx = 011 \Rightarrow (3)$ i.e. 3rd bit is erroneous

Corrected code is

1010101



Multiplexer

→ A mux is a device that has many inputs and single output.

→ The particular input chosen for output is determined by the value of control line.


$\boxed{\text{No. of control lines} = \log_2 n}$ $n = \text{no. of input}$

→ It is also called as data selector




④ 4x1 Mux

4 inputs 1 output 2 control bits




S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$




* 8x1 Mux

8 input 1 output 3 control lines




S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7



8x1 MUX Using 4x1 MUX

$$n_1 = 8 \quad \frac{8}{4} = 2$$

$$n_2 = 4 \quad \frac{4}{2} = 2$$



Application

- ① Used to inc. efficiency of comm. system
- ② Reduce the no. of wires
- ③ Used to integrate multiple audio signals.

* Boolean Funcⁿ Implementation using MUX

$$\Sigma(1, 2, 6, 7) = F(x, y, z)$$


x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$F = z$$

$$F = \bar{z}$$


$$F = 0$$

$$F = 1$$




$G(x, y, z) = m(1, 4, 5, 6)$

x	y	z	G
0	0	0	0 $G=z$
0	0	1	0
0	1	0	0 $G=0$
0	1	1	0
1	0	0	1 $G=1$
1	0	1	1
1	1	0	1 $G=z'$
1	1	1	0




* Demultiplexer


- Circuit which can distribute multiple outputs from a single input.
- No. of select lines = $\log_2 N$ $m = \text{no. of output line}$
- Also called as Data distributor



1:2 Demultiplexer




D	s ₀	Y ₀	Y ₁
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1



1:4 Demultiplexer

S_1	S_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



Application

- ① Widely used in microprocessor, DE
- ② Storage unit of the output of ALU
- ③ Security monitoring system
- ④ Data acquisition system
- ⑤ Diff. functional unit enablement -