

Date:- 19 Sep, 2003

Data Sheet Issue:- 3

Phase Control Thyristor Types N2543ZC240 to N2543ZC300

Old Type No.: N880CH24-30

Absolute Maximum Ratings

| | VOLTAGE RATINGS | MAXIMUM LIMITS | UNITS |
|-----------|---|-------------------|-------|
| V_{DRM} | Repetitive peak off-state voltage, (note 1) | 2400-3000 | V |
| V_{DSM} | Non-repetitive peak off-state voltage, (note 1) | 2400-3000 | V |
| V_{RRM} | Repetitive peak reverse voltage, (note 1) | 2400-3000 | V |
| V_{RSM} | Non-repetitive peak reverse voltage, (note 1) | 2500-3100 | V |

| | OTHER RATINGS | MAXIMUM LIMITS | UNITS |
|-----------------------|--|----------------------|------------------|
| $I_{T(AVM)}$ | Maximum average on-state current, T _{sink} =55°C, (note 2) | 2543 | Α |
| $I_{T(AVM)}$ | Maximum average on-state current. T _{sink} =85°C, (note 2) | 1811 | Α |
| $I_{T(AVM)}$ | Maximum average on-state current. T _{sink} =85°C, (note 3) | 1160 | Α |
| I _{T(RMS)} | Nominal RMS on-state current, T _{sink} =25°C, (note 2) | 4922 | Α |
| $I_{T(d.c.)}$ | D.C. on-state current, T _{sink} =25°C, (note 4) | 4509 | Α |
| I _{TSM} | Peak non-repetitive surge t _p =10ms, V _{rm} =0.6V _{RRM} , (note 5) | 32 | kA |
| I _{TSM2} | Peak non-repetitive surge t _p =10ms, V _{rm} ≤10V, (note 5) | 39 | kA |
| I ² t | I ² t capacity for fusing t _p =10ms, V _{rm} =0.6V _{RRM} , (note 5) | 5.12×10 ⁶ | A ² s |
| l ² t | I ² t capacity for fusing t _p =10ms, V _{rm} ≤10V, (note 5) | 7.61×10 ⁶ | A ² s |
| (4:/44) | Critical rate of rise of on-state current (repetitive), (Note 6) | 150 | A/µs |
| (di/dt) _{cr} | Critical rate of rise of on-state current (non-repetitive), (Note 6) | 300 | A/µs |
| V_{RGM} | Peak reverse gate voltage | 5 | V |
| P _{G(AV)} | Mean forward gate power | 4 | W |
| P_GM | Peak forward gate power | 30 | W |
| T _{HS} | Operating temperature range | -40 to +125 | °C |
| T _{stg} | Storage temperature range | -40 to +150 | °C |

Notes:

- 1) De-rating factor of 0.13% per $^{\circ}$ C is applicable for T_i below 25 $^{\circ}$ C.
- 2) Double side cooled, single phase; 50Hz, 180° half-sinewave.
- 3) Single side cooled, single phase; 50Hz, 180° half-sinewave.
- 4) Double side cooled.
- 5) Half-sinewave, 125°C T_j initial.
- 6) $V_D=67\% \ V_{DRM}, \ I_{TM}=1000A, \ I_{FG}=2A, \ t_r \le 0.5 \mu s, \ T_{case}=125 ^{\circ} C.$



Characteristics

| | PARAMETER | MIN. | TYP. | MAX. | TEST CONDITIONS (Note 1) | UNITS |
|-----------------------|--|------|------|-------|---|-------|
| V _{TM} | Maximum peak on-state voltage | - | - | 1.6 | I _{TM} =3000A | V |
| V_{T0} | Threshold voltage | - | - | 0.78 | | V |
| r _T | Slope resistance | - | - | 0.274 | | mΩ |
| (dv/dt) _{cr} | Critical rate of rise of off-state voltage | 1000 | - | - | V _D =80% V _{DRM} , linear ramp, Gate O/C | V/μs |
| I _{DRM} | Peak off-state current | - | - | 200 | Rated V _{DRM} | mA |
| I _{RRM} | Peak reverse current | _ | - | 200 | Rated V _{RRM} | mA |
| V_{GT} | Gate trigger voltage | - | - | 3.0 | T 05°0 1/ 401/ L 04 | V |
| I_{GT} | Gate trigger current | _ | - | 300 | $T_j=25^{\circ}C, V_D=10V, I_T=3A$ | mA |
| V_{GD} | Non-trigger gate voltage, (Note 7) | - | - | 0.25 | Rated V _{DRM} | V |
| I _H | Holding current | - | - | 1000 | T _j =25°C | mA |
| t _{gd} | Gate controlled turn-on delay time | - | 0.5 | 1.0 | V _D =67%V _{DRM} , I _{TM} =2000A, di/dt=10A/μs, | μs |
| t _{gt} | Turn-on time | _ | 1.0 | 2.0 | I _{FG} =2A, t _r =0.5μs, T _j =25°C | |
| Q _{rr} | Recovered Charge | - | 7750 | - | | μC |
| Qra | Recovered Charge, 50% chord | - | 3900 | 5400 | I _{TM} =4000A, t _p =1000μs, di/dt=10A/μs, | μC |
| I _{rm} | Reverse recovery current | _ | 190 | - | V _r =50V | Α |
| t _{rr} | Reverse recovery time, 50% chord | - | 40.0 | - | | μs |
| | Turn off time | - | 350 | - | I _{TM} =4000A, t _p =1000μs, di/dt=10A/μs, V _r =50V, V _{dr} =80%V _{DRM} , dV _{dr} /dt=20V/μs | |
| t _q | Turn-off time | - | 400 | - | I _{TM} =4000A, t _p =1000μs, di/dt=10A/μs, V _r =50V, V _{dr} =80%V _{DRM} , dV _{dr} /dt=200V/μs | — µs |
| В | Thermal registeres innetion to be stainly | - | - | 0.011 | Double side cooled | K/W |
| R_{thJK} | Thermal resistance, junction to heatsink | - | - | 0.022 | Single side cooled | K/W |
| F | Mounting force | 27 | - | 47 | | kN |
| W_t | Weight | _ | 1.7 | - | | kg |

Notes: -

¹⁾ Unless otherwise indicated T_j=125°C.



Notes on Ratings and Characteristics

1.0 Voltage Grade Table

| Voltage Grade | V _{DRM} V _{DSM} V _{RRM} V | V _{RSM} V | V _D V _R DC V |
|---------------|--|-----------------------|---------------------------------------|
| 24 | 2400 | 2500 | 1450 |
| 26 | 2600 | 2700 | 1550 |
| 28 | 2800 | 2900 | 1650 |
| 30 | 3000 | 3100 | 1750 |

2.0 Extension of Voltage Grades

This report is applicable to other voltage grades when supply has been agreed by Sales/Production.

3.0 De-rating Factor

A blocking voltage de-rating factor of 0.13%/°C is applicable to this device for T_i below 25°C.

4.0 Repetitive dv/dt

Standard dv/dt is 1000V/µs.

5.0 Snubber Components


When selecting snubber components, care must be taken not to use excessively large values of snubber capacitor or excessively small values of snubber resistor. Such excessive component values may lead to device damage due to the large resultant values of snubber discharge current. If required, please consult the factory for assistance.

6.0 Rate of rise of on-state current

The maximum un-primed rate of rise of on-state current must not exceed 300A/µs at any time during turnon on a non-repetitive basis. For repetitive performance, the on-state rate of rise of current must not exceed 150A/µs at any time during turn-on. Note that these values of rate of rise of current apply to the total device current including that from any local snubber network.

7.0 Gate Drive

The nominal requirement for a typical gate drive is illustrated below. An open circuit voltage of at least 30V is assumed. This gate drive must be applied when using the full di/dt capability of the device.



The magnitude of I_{GM} should be between five and ten times I_{GT} , which is shown on page 2. Its duration (t_{p1}) should be 20µs or sufficient to allow the anode current to reach ten times I_L , whichever is greater. Otherwise, an increase in pulse current could be needed to supply the necessary charge to trigger. The 'back-porch' current I_G should remain flowing for the same duration as the anode current and have a magnitude in the order of 1.5 times I_{GT} .

8.0 Computer Modelling Parameters

8.1 Device Dissipation Calculations

$$I_{AV} = \frac{-V_0 + \sqrt{{V_0}^2 + 4 \cdot ff \cdot r_s \cdot W_{AV}}}{2 \cdot ff \cdot r_s} \quad \text{and:} \quad W_{AV} = \frac{\Delta T}{R_{th}} \\ \Delta T = T_{j \max} - T_{Hs}$$

Where V_{T0} =0.78V, r_T =0.274m Ω ,

 R_{th} = Supplementary thermal impedance, see table below and

ff = Form factor, see table below.

| Supplementary Thermal Impedance | | | | | | | |
|--|--------|--------|--------|--------|--------|--------|-------|
| Conduction Angle 30° 60° 90° 120° 180° 270° d.c. | | | | | | | d.c. |
| Square wave Double Side Cooled | 0.0124 | 0.0122 | 0.0121 | 0.0119 | 0.0117 | 0.0113 | 0.011 |
| Square wave Single Side Cooled | 0.0249 | 0.0248 | 0.0247 | 0.0246 | 0.0244 | 0.0241 | 0.022 |
| Sine wave Double Side Cooled | 0.0168 | 0.0140 | 0.0131 | 0.0118 | 0.0112 | | |
| Sine wave Single Side Cooled | 0.0249 | 0.0247 | 0.0246 | 0.0244 | 0.0241 | | |

| Form Factors | | | | | | | |
|--|-------|-------|------|-------|-------|-------|------|
| Conduction Angle 30° 60° 90° 120° 180° 270° d.c. | | | | | | | d.c. |
| Square wave | 3.464 | 2.449 | 2 | 1.732 | 1.414 | 1.149 | 1 |
| Sine wave | 3.98 | 2.778 | 2.22 | 1.879 | 1.57 | | |

8.2 Calculating V_T using ABCD Coefficients

The on-state characteristic I_T vs. V_T, on page 6 is represented in two ways;

- the well established V₀ and r_s tangent used for rating purposes and
- a set of constants A, B, C, D, forming the coefficients of the representative equation for V_T in (ii) terms of I_T given below:

$$V_T = A + B \cdot \ln(I_T) + C \cdot I_T + D \cdot \sqrt{I_T}$$

The constants, derived by curve fitting software, are given below for both hot and cold characteristics. The resulting values for V_T agree with the true device characteristic over a current range, which is limited to that plotted.

| | 125°C Coefficients | | | | | | | |
|---|---------------------------|--|--|--|--|--|--|--|
| Α | 1.307753 | | | | | | | |
| В | -0.1906143 | | | | | | | |
| С | 4.623129×10 ⁻⁵ | | | | | | | |
| D | 0.03065344 | | | | | | | |

8.3 D.C. Thermal Impedance Calculation

$$r_t = \sum_{p=1}^{p=n} r_p \cdot \left(1 - e^{\frac{-t}{\tau_p}}\right)$$

Where p = 1 to n, n is the number of terms in the series and:

t = Duration of heating pulse in seconds.

r, = Thermal resistance at time t.

 r_p = Amplitude of p_{th} term.

 τ_p = Time Constant of r_{th} term.

The coefficients for this device are shown in the tables below:

| | D.C. Double Side Cooled | | | | | | | |
|-------------|-------------------------|-----------------------|------------------------|-----------------------|--|--|--|--|
| Term | Term 1 2 3 4 | | | | | | | |
| r_p | 6.72×10 ⁻³ | 2.78×10 ⁻³ | 9.476×10 ⁻⁴ | 7.12×10 ⁻⁴ | | | | |
| $	au_{ ho}$ | 1.0226 | 0.226 | 0.0586 | 9.06×10 ⁻³ | | | | |

| D.C. Single Side Cooled | | | | | | | | |
|-------------------------|--------------|-----------------------|-----------------------|-----------------------|--|--|--|--|
| Term | Term 1 2 3 4 | | | | | | | |
| r_p | 0.01688 | 4.42×10 ⁻³ | 1.76×10 ⁻³ | 8.72×10 ⁻⁴ | | | | |
| $	au_{p}$ | 7.055 | 0.5206 | 0.1198 | 0.0128 | | | | |

9.0 Reverse recovery ratings

(i) Q_{ra} is based on 50% I_{rm} chord as shown in Fig. 1




Fig. 1

(ii) Q_{rr} is based on a 150 μ s integration time i.e.

$$Q_{rr} = \int_{0}^{150 \, \mu s} i_{rr}.dt$$

(iii)
$$K Factor = \frac{t1}{t2}$$

Curves

Figure 1 - On-state characteristics of Limit device




Figure 2 - Transient Thermal Impedance




Figure 3 - Gate Characteristics - Trigger Limits








Figure 4 - Gate Characteristics - Power Curves












Figure 9 – On-state current vs. Power dissipation – Double Side Cooled (Sine wave)




Figure 10 – On-state current vs. Heatsink temperature - Double Side Cooled (Sine wave)




Figure 11 – On-state current vs. Power dissipation – Double Side Cooled (Square wave)




Figure 12 – On-state current vs. Heatsink temperature - Double Side Cooled (Square wave)




Figure 13 – On-state current vs. Power dissipation – Single Side Cooled (Sine wave)




Figure 14 – On-state current vs. Heatsink temperature - Single Side Cooled (Sine wave)




Figure 15 – On-state current vs. Power dissipation – Single Side Cooled (Square wave)







Figure 16 – On-state current vs. Heatsink temperature – Single Side Cooled (Square wave)







Outline Drawing & Ordering Information



| ORDERI | NG INFORMATION | (Please quote 10 digit code as below) | | |
|--------------------|--------------------|--|--------------------------|--|
| N2543 | ZC | ** | 0 | |
| Fixed Type Code | Fixed outline code | Voltage code V _{DRM} /100 24-30 | Fixed turn-off time code | |

Order code: N2543ZC260 - 2600V VDRM, VRRM, 37.7mm clamp height capsule.

IXYS Semiconductor GmbH

Edisonstraße 15 D-68623 Lampertheim Tel: +49 6206 503-0 Fax: +49 6206 503-627 E-mail: marcom@ixys.de

IXYS Corporation 3540 Bassett Street

Santa Clara CA 95054 USA Tel: +1 (408) 982 0700 Fax: +1 (408) 496 0670

E-mail: sales@ixys.net

An IXYS Company

www.westcode.com

www.ixys.com

Westcode Semiconductors Ltd

Langley Park Way, Langley Park, Chippenham, Wiltshire, SN15 1GE. Tel: +44 (0)1249 444524 Fax: +44 (0)1249 659448

E-mail: WSL.sales@westcode.com

Westcode Semiconductors Inc 3270 Cherry Avenue Long Beach CA 90807 USA Tel: +1 (562) 595 6971 Fax: +1 (562) 595 8182

E-mail: WSI.sales@westcode.com

The information contained herein is confidential and is protected by Copyright. The information may not be used or disclosed except with the written permission of and in the manner permitted by the proprietors Westcode Semiconductors Ltd.

In the interest of product improvement, Westcode reserves the right to change specifications at any time without prior notice.

Devices with a suffix code (2-letter or letter/digit/letter combination) added to their generic code are not necessarily subject to

© Westcode Semiconductors Ltd.