

Table of Contents

| | |
|--|----|
| Sequential Logic Design Trainer | 1 |
| 1 Sequential Logic Design Trainer..... | 4 |
| 2 Microprocessors..... | 7 |
| 2.1 Introduction to Microprocessors..... | 7 |
| 2.2 Combinational and Sequential Circuit Analogy..... | 9 |
| 3 Sequential Logic Circuits..... | 10 |
| 3.1 Identifying Sequential Circuits..... | 10 |
| 3.2 Analysis of Sequential Circuits..... | 10 |
| 3.3 Finite State Machines..... | 12 |
| 3.4 Synthesis of Sequential Circuits..... | 12 |
| 4 Labs..... | 15 |
| 4.1 Lab 1: The NAND gate..... | 16 |
| 4.2 Lab 2: SR Latch..... | 18 |
| 4.3 Lab 3: D Latch..... | 21 |
| 4.4 Lab 4: D Latch with Enable..... | 22 |
| 4.5 Lab 5: D Flip-Flop..... | 24 |
| 4.6 Lab 6: D Flip-Flop with Enable..... | 28 |
| 4.7 Lab 7: Register..... | 30 |
| 4.8 Lab 8: Binary Up Counter..... | 32 |
| 4.9 Lab 9: Car Security System version 2..... | 34 |
| 4.10 Lab 10: Rotating Lights Controller..... | 36 |
| 4.11 Lab 11: Jeopardy® Contestant Response Controller..... | 42 |
| 4.12 Lab 12: Traffic Light Controller..... | 45 |