(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property

Organization

International Bureau

(43) International Publication Date 07 November 2019 (07.11.2019)

- (51) International Patent Classification: *G06F 21/12* (2013.01) *G06F 21/62* (2013.01) *G06F 21/57* (2013.01)
- (21) International Application Number:

PCT/US20 18/030679

- (22) International Filing Date: 02 May 2018 (02.05.2018)
- (25) Filing Language: English
- (26) Publication Language: English
- (71) Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. [US/US]; 10300 Energy Drive, Spring, Texas 77389 (US).
- (72) Inventors: PLAQUIN, David; Filton Road Stoke Gifford, Pt., Bristol BS34 8QZ (GB). LOUTFI, Ijlal; Filton Road Stoke Gifford, Pt., Bristol BS34 8QZ (GB).
- (74) Agent: BURROWS, Sarah etal.; HP Inc., 3390 E. Harmony ny Road, Mail Stop 35, Fort Collins, Colorado 80528 (US).
- (54) Title: EXECUTING SOTWARE

# (10) International Publication Number WO 2019/212547 A1

- (81) Designated States (unless otherwise indicated, for every kind of national protection av ailable): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, Cl, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).



(57) Abstract: An example method is disclosed, for example a method of executing a software module in a computing system, the method comprising executing, in a first processing device of the computing system, a first software module to verify a second software module and to cause a second processing device of the computing system to execute the second software module, executing, in the second processing device, the second software module to execute, in the second processing device, a third software module and to provide a first key of a key pair to the third software module, and protecting, by the second processing device, a memory space associated with the third software module, wherein the memory space contains the first key of the key pair, wherein the first processing device contains a second key of the key pair.

## **Declarations under Rule 4.17:**

— as to the identity of the inventor (Rule 4.17(i))

# **Published:**

— with international search report (Art. 21(3))

### EXECUTING SOTWARE

#### BACKGROUND

[0001] A computing system may include a trusted secure processor that controls a boot process. For example, the trusted secure processor may load a firmware, such as for example a BIOS firmware, and cause a second, untrusted processor in the computing system to execute the firmware. The firmware executing on the untrusted processor may load software components such as for example a boot loader and/or
 operating system.

#### BRIEF DESCRIPTION OF DRAWINGS

[0002] Examples will now be described, by way of non-limiting example, with reference to the accompanying drawings, in which:

[0003] Figure 1 is a flow chart of an example of a method of executing a software module in a computing system;

[0004] Figure 2 is a flow chart of an example of a method of executing a software module in a computing system;

20 [0005] Figure 3 is a simplified schematic of an example of a processing apparatus; and

[0006] Figure 4 is a simplified schematic of an example of a computing device.

#### DETAILED DESCRIPTION

25

[0007] Figure 1 is a flow chart of an example of a method 100 of executing a software module in a computing system. The method 100 comprises, in block 102, executing, in a first processing device of the computing system, a first software module to verify a second software module and to cause a second processing device of the

30

computing system to execute the second software module. In some examples, the first processing device may be a trusted secure processor, and in some examples may be a

10

25

2

processor that is first invoked upon power on or boot of the computing system and caused to execute the first software module. In some examples, the first software module may comprise software or firmware stored in storage accessible by the first processing device, for example storage within the first processing device. In some examples, the second software module may be a firmware such as for example a BIOS

firmware or UEFI firmware.

[0008] The method 100 also comprises, in block 104, executing, in the second processing device, the second software module to execute, in the second processing device, a third software module and to provide a first key of a key pair to the third software module. Thus, for example, if the first processing device is a trusted secure

- processor, the second software module (e.g. firmware) may be checked, verified and/or authenticated by the first processing device executing the first software module (e.g. by verifying a hash value of the first software module against a hash value stored in the first processing device, and/or verifying a digital signature of the second software module),
- 15 and hence the second software module executing on the second processing device may be considered as trusted, even though the second processing device itself in some examples may be considered as untrusted. Hence, the third software module, for example invoked by the second software module, can also in some examples be considered as trusted. In some examples, the third software module may also be checked, verified or authenticated.

[0009] In some examples, executing, in the second processing device, the second software module to provide a first key of a key pair to the third software module may comprise causing the third software module to generate the first and second keys of the key pair. The second key (e.g. public key) of the key pair may then be provided to the first processing device.

[0010] In block 106, the method comprises protecting, by the second processing device, a memory space associated with the third software module, wherein the memory space contains the first key of the key pair. This may, in some examples, ensure that the first key cannot be accessed by other executing software modules, even for example an

30 operating system, thus protecting in some examples against a compromised operating system. In some examples, the protection may prevent other software modules from accessing the memory space, or may encrypt the memory space. In some examples, the memory space may also include the whole of the third software module's instruction and/or data space. In some examples, the memory space may be a space in memory of the computing system. In some examples, the second processing device may provide

3

functionality, such as for example Software Guard Extensions (SGX), to protect the memory space.

[0011] The first processing device contains a second key of the key pair. Thus there may in some examples be a secure channel between the first processing device and the third software module executing on the second processing device. For example, the third software module may be able to send messages to the first processing device that are signed and/or encrypted such that they may be received by the first processing device, decrypted if encrypted, and verified by the first processing device that they originated from the third software module using the first key of the key pair. In some examples, the key pair may be a symmetric key pair or may in some examples be an

10 examples, the key pair may be a symmetric key pair or may in so asymmetric key pair.

for example encrypted or verifiable by the public key.

[0012] In some examples, the first processing device may provide (and may in some examples also generate) a credential such as a key of a key pair and send the credential to the second processing device, e.g. to the third software module executing on the second processing device. The kay may be a symmetric key or a public key of a key pair. Therefore, the first processing device may also in some examples be able to send messages or information to the third software module in a secure manner, such as

- [0013] Figure 2 shows an example of a method 200 of executing a software module in a computing system. The method comprises, in block 202, executing, in a first processing device of the computing system, a first software module to verify a second software module and to cause a second processing device of the computing system to execute the second software module. The method also comprises, in block 204, executing, in the second processing device, the second software module to execute, in
- 25 the second processing device, a third software module and to provide a first key of a key pair to the third software module. The first processing device contains a second key of the key pair. For example, the second key of the key pair is stored in a memory of the first processing device, such as for example an internal memory of the first processing device. In some examples, the blocks 202 and 204 of the method 200 are similar or
- 30 identical to the blocks 102 and 104 respectively of the method 100 described above with reference to Figure 1.

[0014] The method 200 also comprises, in block 206, generating, by the third software module, the first and second keys of the key pair and providing the second key of the key pair to the first processing device. For example, the key pair may be

generated directly by the third software module, or generating may comprise obtaining the key pair from another source, such as for example a cryptographic component (CC) of the computing system. In some examples, the second key is a public key of an asymmetric key pair.

5 [0015] In block 208, the method 200 comprises protecting, by the second processing device, a memory space associated with the third software module, wherein the memory space contains the first key of the key pair. In some examples, block 208 is similar or identical to block 106 of the method 100 of Figure 1.

- [0016] Block 210 of the method 200 comprises monitoring, by the third software module, an integrity of the computing system, securing an indication of the integrity of the computing system using the first key of the key pair and providing the secured indication to the first processing device. Therefore, in some examples, the third software module may be a monitoring or reporting module that communicates with the first processing device and allows the first processing device to monitor or determine an integrity of the
- 15 computing system. For example, the integrity may be the status of one or more functions or other software modules, such as for example an antivirus function, a firewall function or any other function related to security of the computing system or other function.

[0017] Figure 3 is a simplified schematic of an example of a processing apparatus 300, such as for example a computing apparatus or device. The processing apparatus 300 comprises a memory 302 and a first processor 304 to run a first code component during a boot process to authenticate a second code component, to load the second code component into the memory and to store a first key of a key pair. In some examples, the first code component is a firmware internal to or accessible the first processor 304, which may in some examples be a trusted secure processor. The second code component may in some examples be a firmware such as a BIOS or UEFI

firmware or a boot firmware.

[0018] The processing apparatus 300 also comprises a second processor 306, such as for example an untrusted processor, to run the second code component to load a third code component into the memory, to protect an area of the memory and to store a
30 second key of the key pair in the area of the memory. In some examples, as the second code component is authenticated, it may be considered as trusted and hence the third code component may also be considered as trusted. In some examples, the third code component may also be authenticated, e.g. by the first processor 304 or by the second code component.

5

[0019] In some examples, as the first processor stores the first key of the key pair and the second key is accessible by the third code component (e.g. the area of the memory is an area allocated to or associated with the third code component), there may be a secure channel for communication between the third code component executing on the second processor 306 and the first processor 304. For example, the third code

5 the second processor 306 and the first processor 304. For example, the third code component may be able to send signed and/or encrypted information or messages to the first processor 304.

[0020] In some examples, the second processor 306 is to run the third code component to generate the first and second keys of the key pair and to provide the first
10 key of the key pair to the first processor. In some alternative examples, at least the first key may be stored within the first processor, for example at manufacture or prior to a power on or boot procedure.

[0021] In some examples, the second processor is to run the third code component to determine a status of at least one operational characteristic of the

- 15 processing apparatus and to provide a message secured by the second key to the first processor, wherein the message includes an indication of the status. Thus, in some examples, the third code component may be for example a monitoring component, and the at least one operational characteristic may comprise a security characteristic of the processing apparatus 300, such as for example a status of a firewall, antivirus program
- 20 or other security related characteristic. Therefore, in some examples, the first processor 304 may determine one or more operational characteristics of the processing apparatus 300 through secure communication with the third code component executing on the second processor 306. That is, for example, the communication may be encrypted, and/or the communication may be signed such that the first processor 304 may verify that the third code component is the origin of the communications.

[0022] In some examples, the area of memory 302 that stores the second key (and that in some examples also stores the third code component) may be protected, such as for example by encryption and/or restricted access by other executing components. For example, the second processor 306 may in some examples protect the area of memory, for example using SGX.

[0023] Figure 4 is a simplified schematic of an example of a computing device 400 comprising a first processing apparatus 402 (e.g. a trusted processor) to verify a boot firmware (e.g. BIOS or UEFI firmware) of the computing device, and a second processing apparatus 404, wherein the first processing apparatus 402 is to cause the

25

30

6

second processing apparatus 404 to execute the boot firmware. In some examples, therefore, the boot firmware being executed by the second processing apparatus 404 can be considered to be trusted.

[0024] The boot firmware is to cause the second processing apparatus 404 to load a software module into a memory (not shown) of the computing device 400 and to secure an area of the memory associated with the software module that contains a first key of a key pair. For example, the area of the memory, which in some examples contains the code and/or data for the software module, may be secured using SGX or another feature of the second processing apparatus 404.

10 [0025] The first processing apparatus 402 is to store a second key of the key pair. Therefore, in some examples, there may be a secure communication channel between the software module executing on the second processing apparatus 404 and the first processing apparatus 402.

[0026] In some examples, the key pair comprises a symmetric key pair, or thekey pair comprises an asymmetric key pair wherein the second key comprises a public key.

[0027] In some examples, the second processing apparatus is to run the software module to generate the first and second keys of the key pair and to send the second key of the key pair to the first processing apparatus. The second key may in some examples be a public key of an asymmetric key pair.

[0028] Examples in the present disclosure can be provided as methods, systems or machine readable instructions, such as any combination of software, hardware, firmware or the like. Such machine readable instructions may be included on a computer readable storage medium (including but is not limited to disc storage, CD-ROM, optical storage, etc.) having computer readable program codes therein or thereon.

[0029] The present disclosure is described with reference to flow charts and/or block diagrams of the method, devices and systems according to examples of the present disclosure. Although the flow diagrams described above show a specific order of execution, the order of execution may differ from that which is depicted. Blocks described in relation to one flow chart may be combined with those of another flow chart. It shall be understood that each flow and/or block in the flow charts and/or block diagrams, as well as combinations of the flows and/or diagrams in the flow charts and/or block diagrams can be realized by machine readable instructions.

[0030] The machine readable instructions may, for example, be executed by a general purpose computer, a special purpose computer, an embedded processor or processors of other programmable data processing devices to realize the functions described in the description and diagrams. In particular, a processor or processing
apparatus may execute the machine readable instructions. Thus functional modules of the apparatus and devices may be implemented by a processor executing machine readable instructions stored in a memory, or a processor operating in accordance with instructions embedded in logic circuitry. The term 'processor' is to be interpreted broadly to include a CPU, processing unit, ASIC, logic unit, or programmable gate array etc. The methods and functional modules may all be performed by a single processor or divided

amongst several processors.

[0031] Such machine readable instructions may also be stored in a computer readable storage that can guide the computer or other programmable data processing devices to operate in a specific mode.

15 [0032] Such machine readable instructions may also be loaded onto a computer or other programmable data processing devices, so that the computer or other programmable data processing devices perform a series of operations to produce computer-implemented processing, thus the instructions executed on the computer or other programmable devices realize functions specified by flow(s) in the flow charts 20 and/or block(s) in the block diagrams.

[0033] Further, the teachings herein may be implemented in the form of a computer software product, the computer software product being stored in a storage medium and comprising a plurality of instructions for making a computer device implement the methods recited in the examples of the present disclosure.

25

[0034] While the method, apparatus and related aspects have been described with reference to certain examples, various modifications, changes, omissions, and substitutions can be made without departing from the spirit of the present disclosure. It is intended, therefore, that the method, apparatus and related aspects be limited only by the scope of the following claims and their equivalents. It should be noted that the

30 above-mentioned examples illustrate rather than limit what is described herein, and that those skilled in the art will be able to design many alternative implementations without departing from the scope of the appended claims. [0035] The word "comprising" does not exclude the presence of elements other than those listed in a claim, "a" or "an" does not exclude a plurality, and a single processor or other unit may fulfil the functions of several units recited in the claims.

[0036] The features of any dependent claim may be combined with the features 5 of any of the independent claims or other dependent claims.

# CLAIMS

1. A method of executing a software module in a computing system, the method comprising:

executing, in a first processing device of the computing system, a first software
module to verify a second software module and to cause a second processing device of the computing system to execute the second software module;

executing, in the second processing device, the second software module to execute, in the second processing device, a third software module and to provide a first key of a key pair to the third software module; and

10 protecting, by the second processing device, a memory space associated with the third software module, wherein the memory space contains the first key of the key pair;

wherein the first processing device contains a second key of the key pair.

15 2. The method of claim 1, wherein the first processing device comprises a trusted processing device.

3. The method of claim 1, wherein the second software module comprises a boot firmware of the computing system.

20

4. The method of claim 1, comprising generating, by the third software module, the first and second keys of the key pair and providing the second key of the key pair to the first processing device.

25 5. The method of claim 1, wherein the key pair comprises one of a symmetric key pair and an asymmetric key pair.

6. The method of claim 1, comprising monitoring, by the third software module, an integrity of the computing system, securing an indication of the integrity of the computing

30 system using the first key of the key pair and providing the secured indication to the first processing device.

7. The method of claim 1, wherein the second key of the key pair is stored in a memory of the first processing device.

8. A processing apparatus comprising:

- 5
- a memory; and

a first processor to run a first code component during a boot process to authenticate a second code component, to load the second code component into the memory and to store a first key of a key pair;

a second processor to run the second code component to load a third codecomponent into the memory, to protect an area of the memory and to store a second key of the key pair in the area of the memory.

9. The processing apparatus of claim 8, wherein the first code component comprises a firmware of the first processor and the second code component comprises a
15 boot firmware of the processing apparatus.

10. The processing apparatus of claim 8, wherein the second processor is to run the third code component to generate the first and second keys of the key pair and to provide the first key of the key pair to the first processor.

20

11. The processing apparatus of claim 8, wherein the second processor is to run the third code component to determine a status of at least one operational characteristic of the processing apparatus and to provide a message secured by the second key to the first processor, wherein the message includes an indication of the status.

25

12. A computing device comprising:

a first processing apparatus to verify a boot firmware of the computing device; and

a second processing apparatus, wherein the first processing apparatus is to 30 cause the second processing apparatus to execute the boot firmware;

wherein the boot firmware is to cause the second processing apparatus to load a software module into a memory of the computing device and to secure an area of the memory associated with the software module that contains a first key of a key pair; and wherein the first processing apparatus is to store a second key of the key pair.

13. The computing device of claim 12, wherein the first processing apparatus comprises a trusted processor.

- 5 14. The computing device of claim 12, wherein the key pair comprises a symmetric key pair, or the key pair comprises an asymmetric key pair wherein the second key comprises a public key.
- 15. The computing device of claim 12, wherein the second processing apparatus is to
  10 run the software module to generate the first and second keys of the key pair and to send the second key of the key pair to the first processing apparatus.

1/3





2/3



200

**FIG. 2** 

3/3







**FIG. 4** 

**INTERNATIONAL SEARCH REPORT** PCT/US 2018/030679 CLASSIFICATION OF SUBJECT MATTER Α. G06F 21/12 (2013.01) G06F 21/57 (2013.01) G06F 21/62 (2013.01) According to International Patent Classification (IPC) or to both national classification and IPC FIELDS SEARCHED В Minimum documentation searched (classification system followed by classification symbols) G06F1 1/30, 21/00-21/62, H04L 9/00 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) PatSearch (RUPTO internal), USPTO, PAJ, Esp@cenet, DWPI, EAPATIS, PATENTSCOPE C. DOCUMENTS CONSIDERED TO BE RELEVANT Category\* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. US 2016/0125187 (RUBICON LABS. INC) 05.05.2016 1-15 Α А US 8566574 B2 (INTERNATIONAL BUSNESS MACHINES) 22.10.2013 1 - 15US 8201240 B2 (NOKIA CORPORATION) 12.06.2012 1-15 A US 8214632 B2 (SAMSUNG ELECTRONICS CO LTD) 03.07.2012 1-15 A Further documents are listed in the continuation of Box C. See patent family annex. "T" Special categories of cited documents: later document published after the international filing date or priority date and not in conflict with the application but cited to understand "A" document defining the general state of the art which is not considered the principle or theory underlying the invention "X" to be of particular relevance document of particular relevance; the claimed invention cannot be Έ" earlier document but published on or after the international filing date considered novel or cannot be considered to involve an inventive "L" document which may throw doubts on priority claim(s) or which is step when the document is taken alone "Y" cited to establish the publication date of another citation or other document of particular relevance; the claimed invention cannot be special reason (as specified) considered to involve an inventive step when the document is "O" document referring to an oral disclosure, use, exhibition or other combined with one or more other such documents, such combination being obvious to a person skilled in the art means "P" document published prior to the international filing date but later than "&" document member of the same patent family the priority date claimed Date of the actual completion of the inten ational search Date of mailing of the international search report 21 January 2019 (21.01.2019) 31 January 2019 (31.01.2019) Name and mailing address of the ISA/RU: Authorized officer Federal Institute of Industrial Property, Berezhkovskaya nab., 30-1, Moscow, G-59, K. Afanasiev GSP-3, Russia, 125993 Facsimile No: (8-495) 531-63-18, (8-499) 243-33-37 Telephone No. 8 499 240 25 91

International application No.

Form PCT/ISA/210 (second sheet) (January 2015)